


## Cedar/Janus Block Diagram



|                  |              |       |
|------------------|--------------|-------|
| CHARGER          |              |       |
| HPA02224RGR-1-GP |              | 44    |
| INPUTS           | OUTPUTS      |       |
| AD+<br>BT+       | DCBATOUT     |       |
| SYSTEM DC/DC     |              |       |
| TPS51225RUKR-GP  |              | 45    |
| INPUTS           | OUTPUTS      |       |
| DCBATOUT         | 3D3V_AUX_S5  |       |
|                  | 5V_AUX_S5    |       |
|                  | 5V_S5        |       |
|                  | 3D3V_S5      |       |
| CPU Core Power   |              |       |
| LIS95813HRZ-GP   |              | 46,47 |
| INPUTS           | OUTPUTS      |       |
| DCBATOUT         | VCC_CORE     |       |
| DDR3L SUS        |              |       |
| TPS51716RUKR-GP  |              | 49    |
| INPUTS           | OUTPUTS      |       |
| DCBATOUT         | 1D35V_S3     |       |
|                  | 0D65V_S0     |       |
| CPU 1.05V        |              |       |
| RT8237CZQW-2-GP  |              | 48    |
| INPUTS           | OUTPUTS      |       |
| DCBATOUT         | 1D05V_S0     |       |
| CPU 1D5V_S0      |              |       |
| TLV70215DBVR-GP  |              | 51    |
| INPUTS           | OUTPUTS      |       |
| 3D3V_S5          | 1D5V_S0      |       |
| Switches         |              | 36 83 |
| INPUTS           | OUTPUTS      |       |
| 1D35V_S3         | 1D35V_S0     |       |
| 5V_S5            | 5V_S0        |       |
| 3D3V_S5          | 3D3V_S0      |       |
| 1D05V_S0         | 1D05V_VGA_S0 |       |
| 3D3V_S0          | 3D3V_VGA_S0  |       |
| 1D35V_S3         | 1D35V_VGA_S0 |       |
| PCB LAYER        |              |       |
| L1:Top           |              |       |
| L2:VCC           |              |       |
| L3:Signal        |              |       |
| L4:Signal        |              |       |
| L5:GND           |              |       |
| L6:Signal        |              |       |

( Blanking )

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                           |  |                   |   |            |
|---------------------------------|---------------------------|--|-------------------|---|------------|
| Title                           |                           |  | <b>(Reserved)</b> |   |            |
| Size                            | Document Number           |  |                   |   | Rev        |
| A4                              | <b>Janus HSW 40/50/70</b> |  |                   |   | <b>A00</b> |
| Date: Friday, February 07, 2014 |                           |  | Sheet             | 3 | of 104     |

SSID = CPU


### Layout Note:

Impedance control: 50 ohm

[24,42,44,46] H\_PROCHOT# <<>>


[36] H\_THERMTRIP\_EN <<<

Layout Note: Close to CPU




### Layout Note:

Design Guideline:  
SM\_RCOMP keep routing length less than 500 mils.



71.HASWE.G0U



### Layout Note:

Place close to DIMM

<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (THERMAL/MISC/PM)**

Size  
A4

Document Number


**Janus HSW 40/50/70**

Rev  
**A00**


Date: Friday, February 07, 2014

Sheet 4 of 104

DDR3L ball type: Non-Interleaved Type



SSID = CPU



#514405

## 7.4

## Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD\_TP – these signals should be routed to a test point
- RSVD\_NCTF – these signals are non-critical to function and may be left unconnected


Intel Recommend

## Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12~15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil

## #514405 PCH strap pin:

| Signal Name | Description  | Direction / Buffer Type |
|-------------|--|-------------------------|
| CFG[19:0]   | <p><b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate Platform Design Guide for pull-down recommendations when a logic low is desired.</p> <ul style="list-style-type: none"> <li>• <b>CFG[2:0]:</b> Reserved configuration lane. A test point may be placed on the board for these lanes.</li> <li>• <b>CFG[3]: MSR Privacy Bit Feature</b> <ul style="list-style-type: none"> <li>– 1 = Debug capability is determined by IA32_Debug_Interface_MSR (C80h) bit[0] setting</li> <li>– 0 = IA32_Debug_Interface_MSR (C80h) bit[0] default setting overridden</li> </ul> </li> <li>• <b>CFG[4]: eDP enable</b> <ul style="list-style-type: none"> <li>– 1 = Disabled</li> <li>– 0 = Enabled</li> </ul> </li> <li>• <b>CFG[19:5]:</b> Reserved configuration lanes. A test point may be placed on the board for these lanes.</li> </ul> | I/O GTL                 |



| PHYSICAL_DEBUG_ENABLED (DFX PRIVACY) |   |
|--------------------------------------|---|
| CFG[3]                               | 0 : ENABLED<br>SET DFX ENABLED BIT IN DEBUG INTERFACE MSR<br>1 : DISABLED |


| DISPLAY PORT PRESENCE STRAP |  |
|-----------------------------|--|
| CFG[4]                      | 0 : ENABLED<br>AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT<br>1 : DISABLED<br>NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT |

&lt;Core Design&gt;



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


|                                 |                 |                           |     |
|---------------------------------|-----------------|---------------------------|-----|
| Title                           |                 | <b>CPU (CFG)</b>          |     |
| Size A3                         | Document Number | <b>Janus HSW 40/50/70</b> |     |
| Date: Friday, February 07, 2014 | Sheet 6         | of                        | 104 |
| Rev                             |                 | <b>A00</b>                |     |



SSID = CPU

www.vinafix.vn

DP to VGA Converter





1. Place close to CPU
2. VCC\_SENSE/ VSS\_SENSE impedance=50 ohm
3. Length match<25mil

## <Core Design>



## Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

**CPU (VSS)**

Size  
A4

|                 |
|-----------------|
| Document Number |
|-----------------|


**Janus HSW 40/50/70**

Rev  
**A00**

Date: Friday, February 07, 2014

Sheet 9 of 104






<Core Design>


|  |  |                   |
|--|--|-------------------|
| <b>DELL</b> Wistron Corporation<br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |                   |
| Title<br><b>CPU (Power CAP1)</b>   |  |                   |
| Size<br>A3   | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014  | Sheet 10 of 104                              |                   |

MAX: 1.92A


1.838A




41mA




42mA




57mA




62mA




185mA




31mA




658mA



1.632A





1mA




<Core Design>

|                                 |  |   |  |
|---------------------------------|--|---|--|
|                                 |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |
|                                 |  | Title<br><b>CPU (Power CAP2)</b>  |  |
| Size<br>A3                      | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b>   |  |
| Date: Friday, February 07, 2014 | Sheet 11 of 104                              |   |  |

SSID = MEMORY




**Layout Note:**  
Place these Caps near SO-DIMMA.



(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title<br><b>(Reserved)DDR3-SODIMM2</b>  |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 13  | of 104            |

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title  
**(Reserved)\_SODIMM \_SODIMM4**

|            |  |                   |
|------------|--|-------------------|
| Size<br>A4 | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
|------------|--|-------------------|


Date: Friday, February 07, 2014 Sheet 14 of 104

### Port B Detected

The internal pull-down is disabled after PLTRST# deasserts



SSID = PCH



## USB 2.0 Table

| Pair | Device                    |
|------|---------------------------|
| 0    | USB3.0 port1              |
| 1    | USB2.0 Port2 (Debug Port) |
| 2    | USB2.0 Port3 (IOBD)       |
| 3    | X                         |
| 4    | CAMERA                    |
| 5    | WLAN                      |
| 6    | Touch Panel               |
| 7    | Card Reader               |

## PCIE Table

| Port      | Device | Share BUS |
|-----------|--------|-----------|
| 1         | N/A    | USB3.0_3  |
| 2         | N/A    | USB3.0_4  |
| 3         | WLAN   |           |
| 4         | LAN    |           |
| 5 (L0~L3) | GPU    |           |
| 6 (L3)    | HDD    | SATA0     |
| 6 (L2)    | ODD    | SATA1     |
| 6 (L0~L1) | N/A    |           |

#515621

Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map


| SKU     | High Speed I/O Ports |                |                  |                  |              |              |                         |                         |                     |                     |                         |                         |                     |                     |
|---------|----------------------|----------------|------------------|------------------|--------------|--------------|-------------------------|-------------------------|---------------------|---------------------|-------------------------|-------------------------|---------------------|---------------------|
|         | Port 1               | Port 2         | Port 3           | Port 4           | Port 5       | Port 6       | Port 7                  | Port 8                  | Port 9              | Port 10             | Port 11                 | Port 12                 | Port 13             | Port 14             |
| Premium | USB 3.0 Port 1       | USB 3.0 Port 2 | USB 3.0 Port 3   | USB 3.0 Port 4   | PCIe* Port 3 | PCIe* Port 4 | PCIe* Port 5 Lane 0 SSD | PCIe* Port 5 Lane 1 SSD | PCIe* Port 5 Lane 2 | PCIe* Port 5 Lane 3 | SATA 6Gb/s Port 3       | SATA 6Gb/s Port 2       | SATA 6Gb/s Port 1   | SATA 6Gb/s Port 0   |
|         |                      |                | PCIe* Port 1 SSD | PCIe* Port 2 SSD |              |              | GPU                     | GPU                     | GPU                 | GPU                 | PCIe* Port 6 Lane 0 SSD | PCIe* Port 6 Lane 1 SSD | PCIe* Port 6 Lane 2 | PCIe* Port 6 Lane 3 |
| Base    | USB 3.0 Port 1       | USB 3.0 Port 2 | USB 3.0 Port 3   | USB 3.0 Port 4   | PCIe* Port 3 | PCIe* Port 4 | PCIe* Port 5 Lane 0 SSD | PCIe* Port 5 Lane 1 SSD | PCIe* Port 5 Lane 2 | PCIe* Port 5 Lane 3 | PCIe* Port 6 Lane 0 SSD | PCIe* Port 6 Lane 1 SSD | SATA 6Gb/s Port 1   | SATA 6Gb/s Port 0   |
|         |                      |                | PCIe* Port 1 SSD | PCIe* Port 2 SSD |              |              | GPU                     | GPU                     | GPU                 | GPU                 | PCIe* Port 6 Lane 0 SSD | PCIe* Port 6 Lane 1 SSD |                     |                     |

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                 |                           |                       |  |         |
|---------------------------------|-----------------|---------------------------|-----------------------|--|---------|
| Title                           |                 |                           | <b>PCH (PCIE/USB)</b> |  |         |
| Size A3                         | Document Number | <b>Janus HSW 40/50/70</b> |                       |  | Rev A00 |
| Date: Friday, February 07, 2014 | Sheet 16        | of 104                    |                       |  |         |



SSID = PCH




### PCH strap pin:

| On Die DSW VR Enable |  |
|----------------------|--|
| DSWVRMEN             | Low = Disable<br>High = Enable (default) |

This signal has no integrated pull-up/pull-down.









SS1D = CPU

# PCH strap pin:

| Integrated SUS 1V VRM Enable |  |
|------------------------------|--|
| INTVRMEN                     | Low = External VRs<br>High = Internal VRs* |








Layout: Place at the open door area.



# PCH strap pin:


| Flash Descriptor Security Override/<br>Intel ME Debug Mode |                                  |
|--|----------------------------------|
| HDA_SDOUT  | Low = Default *<br>High = Enable |

The internal pull-down is disabled after PLTRST# deasserts



HDD1  
ODD

Layout Note:  
4mil trace at break-out and 3  
12-15mil trace with <0.2 ohms  
and length total <= 500mils.



Unused SATA[3:0]GP pins must be terminated to either  
3.3V rail or GND using 8.2K to 10K on the  
motherboard. Either pull-up or pull-down is acceptable.


<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (RTC/SATA/HDA/JTAG)**


Size: A3 Document Number: **Janus HSW 40/50/70** Rev: **A00**

Date: Friday, February 07, 2014 Sheet: 19 of 104





SSID = PCH



<Core Design>



**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU (RSVD)**

Size A4 Document Number **Janus HSW 40/50/70** Rev **A00**

Date: Friday, February 07, 2014 Sheet 22 of 104

SSID = PCH



&lt;Core Design&gt;



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU(VSS)**Size  
A3

Document Number

**Janus HSW 40/50/70**Rev  
A00

Date: Friday, February 07, 2014

Sheet 23 of 104




[illegible]

| Source         | QUAD/DUAL fast read | DUAL fast read |
|----------------|---------------------|----------------|
| 72.25Q64.K01   | O                   | O              |
| 72.25647.00A   | O                   | O              |
| 072.25B64.0001 | O                   | O              |


[illegible]

SSID = RBATT







SSID = Thermal



| TEMPERATURE (°C) | T_CRIT# |       |        |      |        |     |
|------------------|---------|-------|--------|------|--------|-----|
|                  | 2KΩ     | 7.5KΩ | 10.5KΩ | 14KΩ | 18.7KΩ |     |
| ALERT#           | 2KΩ     | 77    | 87     | 97   | 107    | 117 |
|                  | 7.5KΩ   | 79    | 89     | 99   | 109    | 119 |
|                  | 10.5KΩ  | 81    | 91     | 101  | 111    | 121 |
|                  | 14KΩ    | 83    | 93     | 103  | 113    | 123 |
|                  | 18.7KΩ  | 85    | 95     | 105  | 115    | 125 |



# Fan controller1



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **THERMAL NCT7718W/Fan**

Size A3 Document Number **Janus HSW 40/50/70** Rev **A00**

Date: Friday, February 07, 2014 Sheet 26 of 104



( Blanking )



<Core Design>






**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                           |          |                 |        |            |
|---------------------------------|---------------------------|----------|-----------------|--------|------------|
| Title                           |                           |          | <b>Reserved</b> |        |            |
| Size                            | Document Number           |          |                 |        | Rev        |
| A4                              | <b>Janus HSW 40/50/70</b> |          |                 |        | <b>A00</b> |
| Date: Friday, February 07, 2014 |                           | Sheet 28 |                 | of 104 |            |






3D3V\_LAN\_S5 rise time must be controlled between 0.5 mS and 100 mS.



**LAN CHIP (10/100/1000M & 10/100M co-lay)**






|               |              |               |                |
|---------------|--------------|---------------|----------------|
| RTL8111GUS-CG | RTL8111G-OUT | RTL8106EUS-CG | RTL8106E-CG    |
| 71.08111.W03  | 71.08111.U03 | 71.08106.O03  | 071.08106.0003 |
| SMR mode      | LDO mode     | SMR mode      | LDO mode       |
| 10/100/1000M  | 10/100/1000M | 10/100M       | 10/100M        |

[illegible]


SSID = LOM

# LAN TransFormer (10/100/1000M & 10/100M co-lay)

Layout note:  
30 mil spacing between MDI differential pairs.



Layout:  
Place near RJ45



<Core Design>

( Blanking )

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |  |                   |
|---------------------------------|--|-------------------|
| Title                           |  |                   |
| <b>(Reserved)Card Reader</b>    |  |                   |
| Size<br>A4                      | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014 |  | Sheet 32 of 104   |

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**

Size  
A4

Document Number

**Janus HSW 40/50/70**












Rev  
A00

Date: Friday, February 07, 2014

Sheet 33 of 104



SS1D = USB



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB 3.0**



Size: Custom Document Number: **Janus HSW 40/50/70** Rev: **A00**

Date: Monday, February 10, 2014 Sheet: 34 of 104



# Power Good

## ROSA Run Power





<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


| Power Plane Enable              |                           |            |
|---------------------------------|---------------------------|------------|
| Size A3                         | Document Number           | Rev        |
|                                 | <b>Janus HSW 40/50/70</b> | <b>A00</b> |
| Date: Monday, February 10, 2014 | Sheet 36                  | of 104     |

SSID = Reset.Suspend



<Core Design>

|   |  |                             |                                 |
|---|--|-----------------------------|---------------------------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  | <b>S3 Reduction Circuit</b> |                                 |
|   |  | Title                       |                                 |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b>           | Date: Friday, February 07, 2014 |
| Sheet 37 of 104   |  | 1                           |                                 |



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |  |                   |
|---------------------------------|--|-------------------|
| Title<br><b>DSW</b>             |  |                   |
| Size<br>A4                      | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014 | Sheet 38 of                                  | 104               |

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title  
**(Reserved) 1D05\_M**

|            |  |                   |
|------------|--|-------------------|
| Size<br>A4 | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
|------------|--|-------------------|

Date: Friday, February 07, 2014 Sheet 39 of 104

( Blanking )

<Core Design>

|   |  |   |
|---|--|---|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
| Title   |  |   |
| <b>Reserved</b>   |  |   |
| Size<br>A4  | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b>   |
| Date: Friday, February 07, 2014   | Sheet 40 of                                  | 104   |

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**Janus HSW 40/50/70**

Rev  
**A00**

Date: Friday, February 07, 2014


Sheet 41 of 104







|                    |                           |             |           |
|--------------------|---------------------------|-------------|-----------|
| Title              |                           |             |           |
| DCIN               |                           |             |           |
| Size<br>A2         | Document Number           |             | Rev<br>A0 |
| Janus HSW 40/50/70 |                           |             |           |
| Date:              | Friday, February 07, 2014 | Sheet 42 of | 104       |

SSID = PWR.Support



Placement: Close to Batt Connector



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BATT CONN**

Size  
A4

Document Number


**Janus HSW 40/50/70**


Rev  
A00

Date: Friday, February 07, 2014

Sheet 43 of 104

SSID = Charger






```
I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap:CHIP CAP POL 220UF 6.3V M.6.3*4.5 /Matsuki/ 17mOhm/ 77.52271.09L
H/S:SI5412 / 24mOhm/30mOhm@4.5Vgs / 04.00412.037
L/S:SI5780 / 14.5mOhm/17.5mOhm@4.5Vgs / 04.00780.037
```

TPS51225 &amp; TPS51285 Co-lay

|        |          |          |
|--------|----------|----------|
|        | TPS51225 | TPS51285 |
| PR4510 | 45.3KK   | 9.09K    |
| PR4511 | 110K     | 22.1K    |

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L  
Inductor: CHIP CHOKO 2.2U 63MC063T-2R2MN 18mohm/20mohm Isat =14Arms 68.2R210.20B  
O/P cap:CHIP CAP POL 220U 2.0V P 3.3\*4.5 /Matsuki/ 17mOhm/ 77.52271.09L  
H/S:IS1412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037  
L/S:IS1780 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037




|     | PR4603                | PR4614                |
|-----|-----------------------|-----------------------|
| 15W | 1.27K<br>64.12715.6DL | 90.9K<br>64.90925.6DL |
| 28W | 1.58K<br>64.15815.6DL | 113K<br>64.11335.6DL  |

<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **ISL95813\_CPUCORE(1/2)**


|                                 |   |                |
|---------------------------------|---|----------------|
| Size A3                         | Document Number <b>Janus HSW 40/50/70</b> | Rev <b>A00</b> |
| Date: Friday, February 07, 2014 | Sheet 46                                  | of 104         |




Change PC4723 to 10U from 22U based on PI Simulation.




SSID = PWR.Plane.Regulator\_1p05v



<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title <b>RT8237_1D05V</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet 48                                     | of 104  |                   |

SSID = PWR.Plane.Regulator 1p35v0p675v



| State | S3 | S5 | VDDR | VTTREF | VTT       |
|-------|----|----|------|--------|-----------|
| S0    | Hi | Hi | On   | On     | On        |
| S3    | Lo | Hi | On   | On     | Off(Hi-Z) |
| S4/S5 | Lo | Lo | Off  | Off    | Off       |

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP IND 0.1uH M PCM0637P-R104M 1.5~1.7mohm Isat =60Arms 68.R1010.10T  
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3\*4.5 2.3Arms Matsuti/77.53371.18L  
 MOS: FET MOS FDMS3664S NC POWER56 / 84.03664.037 / Q1: 8.5~11mohm @Vgs=4.5V Q2: 2.6~3.2mohm @Vgs=4.5V


<Core Design>

|                                 |  |  |                   |
|---------------------------------|--|--|-------------------|
| <b>DELL</b>                     |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,<br>Taippei Hsein 221, Taiwan, R.O.C. |                   |
| File: <b>TPS51716_1D35V_S3</b>  |  |  |                   |
| Size<br>C                       | Document Number<br><b>Janus HSW 40/50/70</b> |  | Rev<br><b>A00</b> |
| Date: Monday, February 10, 2014 | Sheet 49                                     | of 104   |                   |




( Blanking )


<Core Design>

|   |                           |   |            |
|---|---------------------------|---|------------|
|  |                           | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |            |
| Title   |                           |   |            |
| <b>Reserved</b>   |                           |   |            |
| Size  | Document Number           |   | Rev        |
| A3  | <b>Janus HSW 40/50/70</b> |   | <b>A00</b> |
| Date:   | Friday, February 07, 2014 | Sheet   | 50 of 104  |

Design Current = 150mA



Design Current=3.4A  
OCP=8A



**1D5V\_VGA\_S0:** for DDR3 VRAM only

$$V_o = 0.6 \times (1 + R_1/R_2)$$

$$= 0.6 \times (1 + 150/100)$$


### <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**TLV70215 1D5V / SY8208D 1D5V(VGA)**

|                                 |  |                   |
|---------------------------------|--|-------------------|
| Size<br>A3                      | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014 | Sheet 51 of 104                              |                   |



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                           |       |            |        |
|-------|---------------------------|-------|------------|--------|
| Title |                           |       | (Reserved) |        |
| Size  | Document Number           |       | Rev        |        |
| A3    | Janus HSW 40/50/70        |       | A00        |        |
| Date: | Friday, February 07, 2014 | Sheet | 53         | of 104 |

( Blanking )

<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                              |                           |                 |
|------------------------------|---------------------------|-----------------|
| Title                        |                           |                 |
| HDMI Level Shifter/Connector |                           |                 |
| Size                         | Document Number           | Rev             |
| A3                           | Janus HSW 40/50/70        | X02             |
| Date:                        | Friday, February 07, 2014 | Sheet 54 of 104 |




SSID = SATA



## SATA HDD Connector



## ODD Connector



## SATA Zero Power ODD




<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| File  |  |   |                   |
| <b>HDD/ODD</b>  |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet 56                                     | of  | 104               |

SSID = ESATA

( Blanking )

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size

A3

Document Number

Janus HSW 40/50/70

Rev

A00


Date: Friday, February 07, 2014

Sheet 57 of 104



SSID = Wireless

# Mini Card Connector(802.11a/b/g)



<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Mini Card (WLAN)**

Size

A4

Document Number

**Janus HSW 40/50/70**

Rev

**A00**

Date: Friday, February 07, 2014

Sheet 58 of 104

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**Janus HSW 40/50/70**

Rev  
A00

Date: Friday, February 07, 2014

Sheet 59 of 104

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**

Size  
A4

Document Number

**Janus HSW 40/50/70**


Rev  
**A00**

Date: Friday, February 07, 2014


Sheet 60 of 104

SSID = User.Interface

## Power button




## Battery LED1 (AMBER\_LED) Low activated from KBC GPIO




## Battery LED2 (WHITE\_LED) Low activated from KBC GPIO

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
|   |  | Title<br><b>LED Bard/Power Button</b>   |                   |
| Size<br>A4  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   |  | Sheet 61 of 104   | 1                 |

SSID = KBC

### Internal Keyboard Connector (DVC40)




### CAP LED Control LOW acted from KBC GPIO




84.00144.N11

### Internal Keyboard Connector (DVC50/DVC70)




SSID = Touch.Pad

### BDW: Support PTP



### Touch Pad Connector




| Pin number | Pin name |
|------------|----------|
| 1          | VDD      |
| 2          | DAT(I2C) |
| 3          | CLK(I2C) |
| 4          | GND      |
| 5          | ATTN     |
| 6          | GPIO     |
| 7          | DAT(P2)  |
| 8          | CLK(P2)  |

PS2  
I2C

SMBUS


Need to check with SW.

### Keyboard Backlight (DVC70)



KB Backlight Power Consumption: 285mA max.


Need to check if it is Active High or Active Low and check if there is PH on TPAD side.



<Core Design>




**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**  
Size: A2 Document Number: **Janus HSW 4050/70** Rev: **A00**  
Date: Friday, February 07, 2014 Sheet: 62 of 104



### USB2.0 Port3 Card Reader LED

The maximum range of the PMOS output current in RTS5170 (Card Reader IC) is 400mA



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**IO Board Connector**

Size  
A4


Document Number  
**Janus HSW 40/50/70**

Rev  
**A00**

Date: Friday, February 07, 2014

Sheet 63 of 104

SSID = User.Interface



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Sensor**

Size  
A4


Document Number

**Janus HSW 40/50/70**

Rev  
A00

Date: Friday, February 07, 2014

Sheet 64 of 104



20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41  
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Dubug connector**

Size  
A4

Document Number

**Janus HSW 40/50/70**

Rev  
A00

Date: Friday, February 07, 2014

Sheet 65 of 104



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                           |             |                 |     |            |
|---------------------------------|---------------------------|-------------|-----------------|-----|------------|
| Title                           |                           |             | <b>Reserved</b> |     |            |
| Size                            | Document Number           |             |                 |     | Rev        |
| A4                              | <b>Janus HSW 40/50/70</b> |             |                 |     | <b>A00</b> |
| Date: Friday, February 07, 2014 |                           | Sheet 66 of |                 | 104 |            |

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**Janus HSW 40/50/70**

Rev  
**A00**

Date: Friday, February 07, 2014

Sheet 67 of 104

(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br><small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</small> |                   |
| Title<br><b>RESERVED</b>  |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   |  | Sheet 68  | of 104            |

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB3.0 PORT**

Size  
A3

Document Number

**Janus HSW 40/50/70**

Rev


**A00**

Date: Friday, February 07, 2014

Sheet 69 of 104

(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 70  | of 104            |

(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 71  | of 104            |

(Blanking)


<Core Design>


|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 72  | of 104            |



«Core Design»










| GPU Package          | PLL Rail | Capacitor Type          | Footprint | Population | Location  |
|----------------------|----------|-------------------------|-----------|------------|-----------|
| GB2B-64 and GB4B-128 | PLLVD    | 0.1 $\mu$ F X7R         | 0402      | 1          | Under GPU |
|                      |          | 22 $\mu$ F X5R          | 0805      | 1          | Near GPU  |
|                      |          | Bead Type               |           |            |           |
|                      |          | 30 $\Omega$ (ESR=0.05 ) | 0402      | 1          | Near GPU  |

| GPU Package      | PLL Rails              | Capacitor Type         | Footprint | Population | Location  |
|------------------|------------------------|------------------------|-----------|------------|-----------|
| G82B-64          | SP_PLLVDD + VID_PLLVDD | 0.1 $\mu$ F X7R        | 0402      | 1 per ball | Under GPU |
| G84B-128         |                        | 4.7 $\mu$ F X5R        | 0603      | 1          | Near GPU  |
| G83-256          |                        | 22 $\mu$ F X5R         | 0805      | 1          | Near GPU  |
| <b>Bead Type</b> |                        |                        |           |            |           |
|                  |                        | 180 $\Omega$ (ESR=0.2) | 0603      | 1          | Near GPU  |

(RVL-06891-001)N15V- **GT** -S DDR3L Recommended Memories

|               |         |       |                     |
|---------------|---------|-------|---------------------|
|               |         | Strap |                     |
| 128Mx16 DDR3L | Hynix   | 0x9   | H5TC2G63FFR-11C     |
|               | Micron  | 0xA   | MT41K128M16JT-107G: |
|               | Samsung | 0xB   | K4W2G1646E-BY11     |
| 256Mx16 DDR3L | Hynix   | 0x3   | H5TC4663AFR-11C     |
|               | Micron  | 0x4   | MT41K256M16HA-107G: |
|               | Samsung | 0x5   | K4W4G1646D-BC1A     |

| Resistor Values | Pull-Up to 3V3_MAIN | Pull-Down to GND |
|-----------------|---------------------|------------------|
| 4.99 kΩ         | 1000                | 0000             |
| 10.0 kΩ         | 1001                | 0001             |
| 15.0 kΩ         | 1010                | 0010             |
| 20.0 kΩ         | 1011                | 0011             |
| 24.9 kΩ         | 1100                | 0100             |
| 30.1 kΩ         | 1101                | 0101             |
| 34.8 kΩ         | 1110                | 0110             |
| 45.3 kΩ         | 1111                | 0111             |



| Strap Pin Name | Strap Mapping  | Resistance | Polarity   |
|----------------|----------------|------------|--|
| ROM_SCLK       | SMB_ALT_ADDR   | 10kΩ       | Pull-down to GND   |
| ROM_SI         | SUB_VEHIDOR    | 10kΩ       | <ul style="list-style-type: none"> <li>• Pull-up to 3V3 if VBIOS ROM exists</li> <li>• Pull-down to GND if no VBIOS ROM</li> </ul> |
| ROM_SO         | VGA_DEVICE     | 10kΩ       | Pull-down to GND (no display)  |
| STRAP0         | RAM_CFG[0]     | 10kΩ       | See note below   |
| STRAP1         | RAM_CFG[1]     | 10kΩ       | See note below   |
| STRAP2         | RAM_CFG[2]     | 10kΩ       | See note below   |
| STRAP3         | RAM_CFG[3]     | 10kΩ       | See note below   |
| STRAP4         | PCIE_MAX_SPEED | 10kΩ       | Pull-down to GND   |

(RVL-06891-001)N15V- **GM** -S DDR3L Recommended Memories


|               |         | Strap |                      | STRAP3 | STRAP2 | STRAP1 | STRAP0 |
|---------------|---------|-------|----------------------|--------|--------|--------|--------|
| 128Mx16 DDR3L | Hynix   | 0xC   | H5TC2G63FFR-11C      | 1      | 1      | 0      | 0      |
|               | Micron  | 0x1   | MT41K128M16JT-107G:K | 0      | 0      | 0      | 1      |
|               | Samsung | 0x5   | K4W2G1646E-BY11      | 0      | 1      | 0      | 1      |
| 256Mx16 DDR3L | Hynix   | 0x4   | H5TC4G63AFR-11C      | 0      | 1      | 0      | 0      |
|               | Micron  | 0xD   | MT41K256M16HA-107G:E | 1      | 1      | 0      | 1      |
|               | Samsung | 0x9   | K4W4G1646D-BC1A      | 1      | 0      | 0      | 1      |

Table 10. Multi-Level Strap Differences


| Physical Strapping Pin | GPU                                     | Logical Strapping Bit 3   | Logical Strapping Bit 2    | Logical Strapping Bit 1      | Logical Strapping Bit 0         |
|------------------------|---|---|----------------------------|------------------------------|---------------------------------|
| ROM_SCLK               | H1155-GV<br>H1155-GM/-GT                | PCI_DEVID[4]<br>S0R3_EXPOSED  | SUB_VENDOR<br>S0R2_EXPOSED | PCI_DEVID[5]<br>S0R1_EXPOSED | PEX_PLL_EH_TERM<br>S0R0_EXPOSED |
| ROM_SI                 | All GB2-64<br>H1155 and<br>GB2B-64 H115 | RAM_CFG[3]  | RAM_CFG[2]                 | RAM_CFG[1]                   | RAM_CFG[0]                      |
| ROM_SO                 | H1155-GV<br>H1155-GM/-GT                | FB[1]   | FB[0]                      | SUB_ALT_ADDR                 | VGA_DEVICE                      |
| STRAP0                 | H1155-GV<br>H1155-GM/-GT                | USER[3]   | USER[2]                    | USER[1]                      | USER[0]                         |
| STRAP1                 | H1155-GV<br>H1155-GM/-GT                | Reserved (Keep pull-up and pull-down footprints and stuff S0M2 pull-up)<br>3G00_PADCFG[3] 3G00_PADCFG[2] 3G00_PADCFG[1] 3G00_PADCFG[0]                  |                            |                              |                                 |
| STRAP2                 | H1155-GV<br>H1155-GM/-GT                | Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)<br>PCI_DEVID[3] PCI_DEVID[2] PCI_DEVID[1] PCI_DEVID[0]            |                            |                              |                                 |
| STRAP3                 | H1155-GV<br>H1155-GM/-GT                | Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)<br>S0R3_EXPOSED S0R2_EXPOSED S0R1_EXPOSED S0R0_EXPOSED            |                            |                              |                                 |
| STRAP4                 | H1155-GV<br>H1155-GM/-GT                | Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)<br>RESERVED PCIE_SPEED_CHA HGE_GE13 PCIE_MAX_SPEED DP_PLL_VDD033V |                            |                              |                                 |

| Resistor Values | Pull-Up to 3V3_MAIN | Pull-Down to GND |
|-----------------|---------------------|------------------|
| 4.99 kΩ         | 1000                | 0000             |
| 10.0 kΩ         | 1001                | 0001             |
| 15.0 kΩ         | 1010                | 0010             |
| 20.0 kΩ         | 1011                | 0011             |
| 24.9 kΩ         | 1100                | 0100             |
| 30.1 kΩ         | 1101                | 0101             |
| 34.8 kΩ         | 1110                | 0110             |
| 45.3 kΩ         | 1111                | 0111             |


|                  | SD9-00312            | SD9-00375  |
|------------------|----------------------|--|
| Chip             | N15V-GM              | N155-GT  |
| Device ID        | 0x1140               | 0x1341   |
| Memory Interface | SDOR3                | SDOR3  |
| Package          | S95 ball BGA 23x23mm | S95 ball BGA 23 x 23 mm<br>e08 ball BGA 29 x 29 mm |








### Frame Buffer Partition A-Lower Half




### FBVREF Termination

| Type           | FBVREF% | Voltage | GPU_GPIO10 |
|----------------|---------|---------|------------|
| Un-termination | 50%     | 0.749V  | High       |
| Termination    | 70%     | 1.0617V | Low        |

20110613




### FBCLK Termination place on VRAM side




Layout Note: Place in the end.


### Place close VRAM1 VDD ball




### Place close VRAM2 VDD ball



### Place close VRAM1VDDQ ball









### Place close VRAM1VDDQ ball




<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                   |  |                   |
|-----------------------------------|--|-------------------|
| Title<br><b>GPU-VRAM1,2 (1/4)</b> |  |                   |
| Size<br>A3                        | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet<br>78                                  | of<br>104         |




<Core Design>

|   |                           |   |                 |
|---|---------------------------|---|-----------------|
|  |                           | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title   |                           |   |                 |
| <b>GPU-VRAM5,6 (3/4)</b>  |                           |   |                 |
| Size  | Document Number           |   | Rev             |
| A3  | <b>Janus HSW 40/50/70</b> |   | <b>A00</b>      |
| Date:   | Friday, February 07, 2014 |   | Sheet 80 of 104 |

|  |                    |     |
|--|--------------------|-----|
| <Core Design>  |                    |     |
|                 |                    |     |
| Wistron Corporation<br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                    |     |
| Title  |                    |     |
| GPU-VRAM7,8 (4/4)  |                    |     |
| Size   | Document Number    | Rev |
| A3   | Janus HSW 40/50/70 | A00 |
| Date: Friday, February 07, 2014  | Sheet 81 of        | 104 |





| Component value | N15V-QM-S Config D    | N15-S-G7-S Config B   |
|-----------------|-----------------------|-----------------------|
| R1 (PR8222)     | 27K<br>64.27025.6DL   | 20K<br>64.20025.6DL   |
| R2 (PR8206)     | 7.5K<br>64.75015.6DL  | 20K<br>64.20025.6DL   |
| R3 (PR8208)     | 0<br>63.R0034.1DL     | 2K<br>64.20015.6DL    |
| R4+R5 (R28209)  | 7.87K<br>64.78715.6DL | 18K<br>64.18025.6DL   |
| C (PC8223)      | 5.6nF<br>78.27224.28F | 2.7nF<br>78.27224.28F |

| PWA-VID Specification              |          |          |          |          |          |
|------------------------------------|----------|----------|----------|----------|----------|
|                                    |          | Config A | Config B | Config C | Config D |
| Vmin                               | V        | 0.6      | 0.6      | 0.6      | 0.9      |
| Vmax                               | V        | 1.2      | 1.2      | 1.5      | 1.15     |
| Vboot                              | V        | 0.875    | 0.9      | 0.9      | 1.028    |
| Voltage Step Vstep                 | mV       | 6.25     | 25       | 25       | 12.5     |
| Number of Voltage Levels N         | level    | 9        | 10       | 20       | 20       |
| PWMA Frequency $F_{PWA}$           | Hz       | -        | 1.125    | 0.675    | 0.675    |
| PWMA Minimum Pulse Width $T_{PWA}$ | ns       | 9.25     | 74       | 74       | 74       |
| VD Transient Time T                | -        | <100     | <100     | <100     | <100     |
| Component Value                    |          |          |          |          |          |
| R1 (15)                            | $\Omega$ | 39       | 20       | 39       | 27       |
| R2 (15)                            | $\Omega$ | 39       | 20       | 39       | 7.5      |
| R3 (15)                            | $\Omega$ | 1.5      | 2        | 1        | 0        |
| R4 (15)                            | $\Omega$ | 30       | 18       | 24       | 6.2      |
| R5 (15)                            | $\Omega$ | 1.5      | 0        | 1        | 1.74     |
| nF                                 | 1.5      | 2.7      | 1.8      | 5.6      |          |

```
I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor:CHIP CHOKE 0.22UH PCMC104T-R22/ 1mohm/ Isat =60A rms /68.R2210.10C
O/P cap: CHIP CHOPE EL 330U 25V M6.3*4.4 Chemi-con/79.3371V.6CL
H/S: SIRA14DP-T1-GE3 / 6.8mohm/8.5mohm4.5Vgs/ 84.A14DP.037
L/S: SIRA06DP-T1-GE3 / 2.75mohm/3.5mohm4.5Vgs/ 84.SRA06.037
```

◀Core Design▶

**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                       |
|-------|-----------------------|
| Title | <b>RT8812 VGACORE</b> |
|-------|-----------------------|


|            |  |
|------------|--|
| Size<br>A2 | Document Number<br><b>Janus HSW 40/50/70</b> |
|------------|--|

Date: Friday, February 07, 2014 Sheet 82 of 104




(Blanking)

<Core Design>


|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 84  | of 104            |

(Blanking)

<Core Design>


|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 85  | of 104            |

# SSID = Mechanical




# SSID = EMI

Mind the voltage rating of the caps.




(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 87  | of 104            |

(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 88  | of 104            |

( Blanking )

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**(Reserved)Finger Print**

|            |  |                   |
|------------|--|-------------------|
| Size<br>A4 | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
|------------|--|-------------------|



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Free Fall Sensor**

Size  
A3

Document Number

**Janus HSW 40/50/70**

Rev

**A00**

Date: Friday, February 07, 2014

Sheet 90 of 104


(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 91  | of 104            |


(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>Reserved</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet  | 92  | of 104            |


|   |  |                   |
|---|--|-------------------|
| <Core Design>   |  |                   |
|                        |  |                   |
| <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |                   |
| Title   |  |                   |
| <b>Express Card</b>   |  |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet 93 of                                  | 104               |

(Blanking)

|   |                           |            |
|---|---------------------------|------------|
| <Core Design>   |                           |            |
|                        |                           |            |
| <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                           |            |
| Title   |                           |            |
| <b>LVDS Switch</b>  |                           |            |
| Size  | Document Number           | Rev        |
| A3  | <b>Janus HSW 40/50/70</b> | <b>A00</b> |
| Date: Friday, February 07, 2014   | Sheet 94 of               | 104        |


(Blanking)

<Core Design>

|   |  |   |                   |
|---|--|---|-------------------|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |  |   |                   |
| <b>CRT Switch</b>   |  |   |                   |
| Size<br>A3  | Document Number<br><b>Janus HSW 40/50/70</b> |   | Rev<br><b>A00</b> |
| Date: Friday, February 07, 2014   |  | Sheet 95 of   | 104               |

SSID = XDP

# CPU XDP



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU/PCH XDP**

Size  
A4

Document Number


**Janus HSW 40/50/70**

Rev  
A00


Date: Friday, February 07, 2014

Sheet 96 of 104

# Shark Bay Platform Power Sequence




## N14P-GT Power-Up/Down Sequence



For power-down, reversing the ramp-up sequence is recommended.

## (DC mode)

Red Words: Controlled by EC GPIO






VDDQ must be powered up before Vcc1.1, or after Vcc1.2 within 0.7 V. Also, VDDQ must power down after Vcc1.1, or before Vcc1.2 within 0.7 V.

This signal represents the power good for all the non-CPU and non-graphic power rails.




# Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM







www.AliSaler.Com

# FCH SMBus Block Diagram




# KBC SMBus Block Diagram







# Thermal Block Diagram




# Audio Block Diagram



|   |                           |   |            |
|---|---------------------------|---|------------|
| <Core Design>   |                           |   |            |
|  |                           | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |            |
| Title   |                           |   |            |
| <b><i>Change History</i></b>  |                           |   |            |
| Size<br>A3  | Document Number           | Rev   |            |
| <b><i>Janus HSW 40/50/70</i></b>  |                           | <b><i>A00</i></b>   |            |
| Date:   | Friday, February 07, 2014 | Sheet   | 103 of 104 |

| VERSION | DATA | PAGE | Change Item |
|---------|------|------|-------------|
|---------|------|------|-------------|

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Change History**

|            |  |                   |
|------------|--|-------------------|
| Size<br>A3 | Document Number<br><b>Janus HSW 40/50/70</b> | Rev<br><b>A00</b> |
|------------|--|-------------------|

|                                 |                  |
|---------------------------------|------------------|
| Date: Friday, February 07, 2014 | Sheet 104 of 104 |
|---------------------------------|------------------|